Hi,

how does a PSRAM signal refresh cycles to the "outside" considering the fact that it has got a SRAM interface while usually a DRAM must not be accessed during refresh cycles?

Kind regards,

Erhard